Abstract-A new structure for digitalk controlled oscillator (DCO) is presented in this paper. The proposed structure of DCO is implemented by standard cell libray, and with the help of C program and HSPICE simulator, the DCO can be designed in a systematic way. The DCO, which is realized on a lP4M 0.35-pm CMOS process, has a target jivquencjj at 250MHz, and it covers three process, voltage, and temperature (PVT) conditions: (FF, 3.6V, OOC), (TT, 3.3V, 25"C) , and (SS, 3.0V, 100" C). The DCO, which is realized on a lP5M 0.25-pm CMOS process, has a target frequency at 400MHz, and it covers three PVT conditions: (FF, 2.75V, OOC), (TT, 2.5V, 25"C), and (SS, 2.25V, 100°C). The DCO has 32-bit control and achieves LSB resolution under Ips.
I. INTRODUCTION
HE all-digital phase-locked loops (ADPLL's) became more T and more popular in recently years. The digital nature of the ADPLL's makes it possible to achieve very fast lock times. Fig. 1 shows the ADPLL's block diagram. The major concept is used as an oscillator to lock or track input signals in both phase and frequency [I] . In the core of the ADPLL's is the DigitallyControlled Oscillator (DCO). The resolution of the DCO detennines the phase error and frequency mismatch of the ADPLL's, and the operating range of the DCO limits the ADPLL's pulling range.
Like most voltage-controlled oscillator, the DCO also has the frequency control mechanism within an oscillator block. There are two parameters to modulate the output frequency of the ring oscillator. One is the propagation delay time of each delay cell, and the other is the total number of the delay cells, in the closed loop. Many structures had been built to improve the operating bandwidth and resolution of the , two structures are used to meet this goal; one is path selector, and the other is delay matrix. Path selector changes the total number of the delay cells in the closed loop thus increases dynamic controlled range coarsely. Parallel tri-state buffers used in delay matrix alter the driving ability of the inverter, and thus change the DCO's output frequency finely. In [3-51, similar architecture are used expect for the delay cell is constructed by the binary weighted MOS switches.
For some applications, the ADPLL's does not need to generate multiple frequencies, and only needs to generate one specified frequency. In those applications, the DCO doesn't need to have large pulling range, but the target frequency must be covered in all possible operating conditions. That means the process variations, temperature variations, and voltage variations (PVT effects) must both be considered carefully. This paper describes a novel structure for portable DCO.
Based on the proposed structure, portable cell-based implementations for DCO are completed by standard cell. The DCO, which is realized on a IP4M 0.35-pni CMOS process, has a target frequency at 250MHz, and it covers three PVT conditions: (FF, 3.6V, O"C), (TT, 3.3V. 25°C). and (SS. 3.0V. IOO"C), and it can operate from I5OMHz to 420MHz in typical case. The DCO, which is realized on a 1P5M 0.25-pm CMOS process, has a target frequency at 400MHz, and it <:overs three PVT conditions: (FF, 2.75V, 0°C). (TT, 2.5V. 25°C'). and (SS, 2.25V. IOO"C), and it can operate from I70MHz to 650MHz i n typical case. With the timing calibration data of each delay cell, which was simulated from the HSPICE, and the help of the C programs. DCO can be designed in a systematic way. The reset of this paper is organized as follows. The proposed architecture of the DCO is introduced in Section 11. The implemeiitations for DCO with 0.35-pni and 0.25-pin CMOS standard cells are described in Section 111. The C program siniulatioti results, the compared HSPICE simulation results, and the measured results from IC chip, are also presented in Section 111. Section IV gives some conclusions.
THE PROPOSED DIGITALLY CONTROLLED OSCILLATOR
The basic element in the DCO is the variable delay inverter. I n [3-51, the width of MOS switches are binary weighted and MOS switches are used to change the equivalent MOS width of pull-up or pull-down path. As the digital control word changes, propagation delay time of the inverter will trend to be inversely proportional to the equivalent MOS width.
In standard cell library, there are niany cells having this same behavior, such as AND-OR cells or OR-AND cells. Fig. 2 shows the schematic of the AND-OR 222 cell, and the corresponding static CMOS circuit. I f AI, B1. C1, and C2 in Fig. 2 When (VA, VB) is equal to (l,l), the T~H L from VC to ZN is less than (VA, VB)=(O,I) or (1,O). In the other case of (VA, VB)=( 1 .O) or (0, I ), the T PHL from VC to ZN is less than (VA, VB)=(O.O). This is result from the change of the equivalent MOS width in pull-down path. Thus this cell becomes a delaycontrollable inverter and will have four different propagation delay time.
Furthermore, the controllable range of this inverter can be improved. Fig. 3 shows the improved architecture of the delay cell. Parallel tri-state buffers are used to increase the bandwidth of the inverter. Finally, each variable delay inverter will have n+2 control bit and 4*(n+l) different propagation delays. Fig. 4(b) . The reset stage is needed in the startup phase of the ADPLL to make sure that the ring oscillator will oscillate. The input capacitance of VC is maintained the same compared to the delay cell.
THE IMPLEMENTAION OF DCO AND SIMULATION RESULT
The propagation delay time of each delay cell for 0.35-pm and 0.25-pm CMOS process is simulated by HSPICE, and is listed in table 11. Each delay cell has two parallel tri-state buffers, thus each delay cell has twelve different propagation delays. The period of the DCO's output signal equals where Tu means the propagation delay time of the i-th stage with the specified control j. When target frequency is specified, the number of delay cells can be determined from the timing data that are listed in table 11. 100°C) are also shown in Fig. 5 . From the simulation results, the target frequency 250MHz is covered in different PVT conditions. The power consumption at output frequency 250MHz is 13.9mW. 
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Once the lookup table was created, the DCO with specified target frequency can be designed in a systematic way. First, the stage number of the DCO can be determined from the information in table 11. Second, the output frequency with specified control command can be calculated by C program. The C program can calculate output frequencies of all possible control commands. As given the constraint of minimum resolution of the DCO, the DCO encoder table can be generated by C program (selects what control command is neelied from all possible cases). Third, since the DCO consists of standard cells, the layout of the DCO can be easily generated by Auto P&R tools. But when placed and routing the layout of the DCO, there need to has some region constraints to make sure the wire-load effect will not influence the performance of the TKO. Fig. 8 shows the chip layout of the 250MHz DCO and 320MHz DCO on a lP4M 0.35-pm CMOS process. Because the IO pad has speed limitations, the output clock comes from DCO output will divided by 4, then send to the output IO pad. In Fig. 9 , C program results and HSPICE simulation results are conipared in a narrow band. The absolute value of the C program result has some mismatch compared with HSPICE, but the relative differences of periods are still the same with HSPICE simulation results. The offsets between C program and HSPICE calculated results usually come from the reset stage and output buffer delay, which is not considered in the C program calculations, and will not influence the DCO's resolution. Fig. 1 O&Fig. 1 1 shows the measured waveforms from the chip of DCO. At 620MHz, the peak-to-peak output clock jitter of the DCO is 324ps and the rms jitter is 24.6~s. Fig.12 shows the comparisons of the C program and results measured from chip.
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IV. CONCLUSION
The DCO, which is proposed in this paper, can be implemented by standard cells. This DCO has enough operating bandwidth to overcome different PVT conditions and to make sure that the target frequency can be covered in those conditions. When the lookup table is created by HSPICE, the design of DCO can be realized in a systematic way. The proposed DCO can be applied to ADPLL design, and can be easily ported to any process by standard cell library.
